About the Role
The applicant must have a proficient understanding of x86 CPU and GPU architecture and functionality, as well as a broad understanding of various industry standard bus protocols, such as DDR, PCIe, and USB.
KEY RESPONSIBILITIES:
Accountable to drive and develop SLT test regression infrastructure to test weekly Firmware / Software releases before integration to SLT Test Program.
Pre-emptively surface complex, novel, and non-recurring firmware / software issues and drive to resolution to improve SLT Test Program quality and integration time.
Conduct engineering evaluations and analysis to drive closure of production issues.
Influences technical decisions that have a significant impact on final product.
Develop and apply new debug techniques to enhance technical depth in Product and Test Engineering.
May provide technical supervision or mentoring junior engineers.
Upscale overall team capabilities on low level system debug for client data center product families.
KEY RESPONSIBILITIES:
Accountable to drive and develop SLT test regression infrastructure to test weekly Firmware / Software releases before integration to SLT Test Program.
Pre-emptively surface complex, novel, and non-recurring firmware / software issues and drive to resolution to improve SLT Test Program quality and integration time.
Conduct engineering evaluations and analysis to drive closure of production issues.
Influences technical decisions that have a significant impact on final product.
Develop and apply new debug techniques to enhance technical depth in Product and Test Engineering.
May provide technical supervision or mentoring junior engineers.
Upscale overall team capabilities on low level system debug for client data center product families.
Ready to Apply?
Submit your application today and take the next step in your career journey with UST.
Apply Now