Full time

Sr Principal Design Engineer

Posted by Cadence Design Systems, Inc. • Pune, Maharashtra, India

📍 Pune, Maharashtra 🕒 March 01, 2026

Apply for this Job Similar Jobs

About the Role

Description
 :RTL Design Engineer for DDR Memory Controller IP development team.
The role would include the design and support of the RTL of the DDR Memory Controller solution of Cadence. All leading DDR memory protocols will be supported – including DDR4/LPDDR4.
The work involved will be working with the existing RTL, the addition of new features into the RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring the design is clean for LINT and CDC design guidelines.

Position Requirements:
BE/B.Tech/ME/M.Tech - Electrical / Electronics / VLSI with experience as a design and verification engineer, with a large portion of the recent work experience on RTL design and development.
RTL Design using Verilog is a must.
System Verilog experience and experience with UVM based environment usage / debugging is required.
AXI3/4 experience is d...
                

Job Details

Location Pune, Maharashtra
Job Type Full time
Category Engineers
Posted March 01, 2026
Deadline April 10, 2026

Ready to Apply?

Submit your application today and take the next step in your career journey with Cadence Design Systems, Inc..

Apply Now