About the Role
Job Description
Be part of the Renesas Memory Group, we are seeking a smart Junior Physical Design Engineer with strong expertise in RTL-to-GDSII implementation and experience working on complex STA timing closure. The role demands in-depth knowledge of industry-standard EDA tools and a solid grasp of timing closure and physical verification processes.
Key Responsibilities:
Qualifications
Must-Have Skills:
Ready to Apply?
Submit your application today and take the next step in your career journey with Renesas Electronics.
Apply Now