About the Role
Silicon DFT Engineer III
_corporate_fare_ Google _place_ Bengaluru, Karnataka, India
**Mid**
Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.
**Minimum qualifications:**
+ Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience.
+ 3 years of experience in DFT specification definition architecture and insertion.
+ Experience with Application-Specific Integrated Circuit (ASIC) DFT synthesis, Static Timing Analysis (STA), simulation, and verification flow.
+ Experience in silicon bring-up, debug, and validation of DFT features on ATE, debugging Automatic Test Pattern Generation (ATPG) patterns, Compressed ATPG patterns, Memory Built-In Self-Test (MBIST) and Joint Test Action Group (JTAG) related issues.
+ Experience with Scan insertion, ATPG, Gate Level Simulations and Silicon Debug, Low Power...
_corporate_fare_ Google _place_ Bengaluru, Karnataka, India
**Mid**
Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.
**Minimum qualifications:**
+ Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience.
+ 3 years of experience in DFT specification definition architecture and insertion.
+ Experience with Application-Specific Integrated Circuit (ASIC) DFT synthesis, Static Timing Analysis (STA), simulation, and verification flow.
+ Experience in silicon bring-up, debug, and validation of DFT features on ATE, debugging Automatic Test Pattern Generation (ATPG) patterns, Compressed ATPG patterns, Memory Built-In Self-Test (MBIST) and Joint Test Action Group (JTAG) related issues.
+ Experience with Scan insertion, ATPG, Gate Level Simulations and Silicon Debug, Low Power...
Ready to Apply?
Submit your application today and take the next step in your career journey with Google.
Apply Now