About the Role
תחום:
A company that develops a system for preventing road accidents is looking for a Senior VLSI Engineer!
• Place-And-Rout and/or Clock-Tree-Synthesis experience - advantage.• Experienced with large SoC complexities and challenges - advantage.• Experience with TSMC advanced technology nodes - advantage.
דרישות:
• BSc in Electrical Engineering• At least 3 years of experience in working with Verilog/synthesis to explore and optimize floor-planning at block and system levels.• Can work with Design-Compiler-Topographical flow• Capability to derive timing constraints and exceptions for multiple clock domains in the SoC.;
איזור: גוש דן
Ready to Apply?
Submit your application today and take the next step in your career journey with Confidential.
Apply Now