Full-time

Senior Timing Analysis Engineer

Posted by ACL Digital • Bengaluru, Karnataka, India

📍 Bengaluru, Karnataka 🕒 February 28, 2026

About the Role

Job Title: STA Lead Engineers

Experience: 7+yrs

Location: Bangalore

Job Type: Full-time

Industry: Semiconductors / VLSI /STA Engineers


JD:

  • Deep understating and experience of STA tool Tempus/PrimeTime /Tweaker/ DMSA(PTECO)
  • Knowledge of timing corners/modes, process variations and signal integrity related issues are required
  • Experience in timing closure of high frequency blocks & subsystems (Ghz range )
  • Experience in working full-chip STA closure, defining mode requirements and corners for timing closure.
  • Strong Understanding of DFT modes requirements for timing signoff
  • Good understanding of physical design flow and ECO implementation.
  • Strong understanding of SDC constraints, OCV,AOCV,POCV analysis.
  • Strong TCL/scripting knowledge is mandatory.


Interested can share CV ...

Ready to Apply?

Submit your application today and take the next step in your career journey with ACL Digital.

Apply Now