Full-time
Principal Application Engineer
Posted by Cadence Design Systems, Inc. • Shanghai, China, China
About the Role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description:
+ To complete advanced SoC block or fullchip level implementation from RTL to GDS, including hierarchical partition, floorplan, Synthesis, APR, Physical Verification, Power Integrity and timing Signoff/ECO.
+ To well analysis and optimize timing and congestion with SDC/STA skill, advanced nodes knowledge, especial advanced CTS techniques
+ To well analysis and optimize dynamic and leakage power with advanced low power methodology and real project experience
+ To complete top level IO/bump/RDL routing and fullchip physical verification with advanced process nodes experience and Design Rule/IP/IO/STD application knowledge
+ Use Tcl/Perl/Python to write scripts to improve work efficiency
Job Description:
+ To complete advanced SoC block or fullchip level implementation from RTL to GDS, including hierarchical partition, floorplan, Synthesis, APR, Physical Verification, Power Integrity and timing Signoff/ECO.
+ To well analysis and optimize timing and congestion with SDC/STA skill, advanced nodes knowledge, especial advanced CTS techniques
+ To well analysis and optimize dynamic and leakage power with advanced low power methodology and real project experience
+ To complete top level IO/bump/RDL routing and fullchip physical verification with advanced process nodes experience and Design Rule/IP/IO/STD application knowledge
+ Use Tcl/Perl/Python to write scripts to improve work efficiency
Ready to Apply?
Submit your application today and take the next step in your career journey with Cadence Design Systems, Inc..
Apply Now