About the Role
Emulation Engineer
Experience : 4-5 years
Location : Hyderabad
4-5 yrs of experience in emulation/prototyping using Cadence/Synopsys tool flows (Palladium/Protium/HAPS/Zebu)
Working knowledge of System Verilog & Verilog language semantics and compilation flows
Solid understanding on SOC architecture and AXI protocol
Good communication skills and team collaboration
Interested,please share your updated resume to
Experience : 4-5 years
Location : Hyderabad
4-5 yrs of experience in emulation/prototyping using Cadence/Synopsys tool flows (Palladium/Protium/HAPS/Zebu)
Working knowledge of System Verilog & Verilog language semantics and compilation flows
Solid understanding on SOC architecture and AXI protocol
Good communication skills and team collaboration
Interested,please share your updated resume to
Ready to Apply?
Submit your application today and take the next step in your career journey with ACL Digital.
Apply Now