About the Role
JD
- Strong in hands on lab-based silicon validation
- Hands-on with high-speed protocols
- FPGA RTL + Verilog and C
- Experienced in board-level debug experience (Mandatory)
This is not a pure FPGA RTL design role. kindly don‘t share with just FPGA experience
This is a FPGA validation + lab debug role.
Ready to Apply?
Submit your application today and take the next step in your career journey with ACL Digital.
Apply Now