Full-time
Field-programmable gate arrays engineer
Posted by ACL Digital • Hyderabad, Andhra Pradesh, India
About the Role
Role : FPGA Prototyping Engineer
Experience : 5-6 years
Preferred : immediate to 30 days notice
Location : Hyderabad.
- FPGA design & prototyping using Cadence/Synopsys/Vivado flows.
- Strong RTL(verilog/system verilog) skills with experience in IP development.
- Ability to verify designs by writing simple testbenches.
- Strong foundation in logic synthesis and timing closure concepts.
- Good knowledge of So C architecture, AXI bus protocols, hardware debug.
- Experience of working with Xilinx FPGAs, Vivado tool flows and micro architecture development is a plus.
Interested can apply here or share cvs to
Experience : 5-6 years
Preferred : immediate to 30 days notice
Location : Hyderabad.
- FPGA design & prototyping using Cadence/Synopsys/Vivado flows.
- Strong RTL(verilog/system verilog) skills with experience in IP development.
- Ability to verify designs by writing simple testbenches.
- Strong foundation in logic synthesis and timing closure concepts.
- Good knowledge of So C architecture, AXI bus protocols, hardware debug.
- Experience of working with Xilinx FPGAs, Vivado tool flows and micro architecture development is a plus.
Interested can apply here or share cvs to
Ready to Apply?
Submit your application today and take the next step in your career journey with ACL Digital.
Apply Now