Full-time
DRAM IP Layout Engineer — Precise Analog Layout & Verification
Posted by Micron Technology • tlaquepaque, jalisco, Mexico
About the Role
Micron Technology seeks a DRAM Layout Engineer in Tlaquepaque, Mexico. In this role, you will design and develop IP layouts for DRAM products, ensuring compliance with specifications. The ideal candidate has knowledge in analog layout design within CMOS processes and experience with Cadence tools like Virtuoso and Mentor Calibre. Responsibilities include layout verification and documentation. This full-time position provides a collaborative work environment across global teams.
#J-18808-Ljbffr
#J-18808-Ljbffr
Ready to Apply?
Submit your application today and take the next step in your career journey with Micron Technology.
Apply Now