Full-time
DRAM IP Layout Engineer — Global Team Lead
Posted by Micron Technology, Inc • tlaquepaque, jalisco, Mexico
About the Role
Micron Technology, Inc is looking for a DRAM Design Technology Layout Engineer in Tlaquepaque, Jalisco. You will design and develop IP layouts for DRAM chips, ensuring engineering and process-related criteria are adhered to, while collaborating globally to ensure project success.
Ideal candidates will have a Bachelor's degree in Electrical Engineering or similar, with at least 3 years of layout design experience, and expertise in Cadence tools. The position offers comprehensive benefits including medical and paid time off.
#J-18808-LjbffrReady to Apply?
Submit your application today and take the next step in your career journey with Micron Technology, Inc.
Apply Now