Full-time
Digital Design Engineer: Timing & PLL Synchronization
Posted by Ciena Corporation • ahuntsic north, qc, Canada
About the Role
A global leader in connectivity solutions is seeking a Digital Design Engineer to focus on digital synchronization and PLL development. This role involves designing optimized timing solutions and collaborating with various engineering teams. Candidates should possess a degree in Electrical or Computer Engineering and expertise in digital design methodologies. Competitive compensation and comprehensive benefits are offered.
#J-18808-Ljbffr
#J-18808-Ljbffr
Ready to Apply?
Submit your application today and take the next step in your career journey with Ciena Corporation.
Apply Now