About the Role
Senior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols)
Exp - 4 - 20
Location :Bengaluru, Hyderabad, Pune, Noida, Kochi
Expertise in SoC subsystem/IP design
Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog
In depth knowledge on RTL quality checks (Lint, CDC)
Knowledge of synthesis and low power is a plus
Good understanding of AMBA bus protocols (AXI, AHB, ATB, APB)
Good understanding of timing concepts
Knowledge of one or more of the interface protocols
- PCIe
-DDR
-Ethernet
- I2C, UART, SPI
Expertise in setting up and using tools like
-Spyglass Lint/CDC
-Synopsys DC
-Verdi/Xcellium
Understanding of scripting languages like Make flow, Perl ,shell, python etc
Understanding of processor architect...
Ready to Apply?
Submit your application today and take the next step in your career journey with Wipro.
Apply Now