About the Role
Key Responsibilities
- Support DFT implementation activities such as scan insertion and test logic integration.
- Assist in ATPG pattern generation, fault simulation, and coverage analysis.
- Work on scan chain verification and debugging of DFT-related issues.
- Support MBIST/LBIST implementation and validation (if applicable).
- Perform DFT checks during RTL and gate-level stages.
- Collaborate with Design, Physical Design, and Verification teams for test closure.
- Assist in silicon bring-up and failure analysis (if required).
- Prepare documentation and reports related to DFT implementation and test coverage.
Required Qualifications
- Bachelor's or Master's degree in Electronics / Electrical / Microelectronics / VLSI Engineering.
- Strong understanding of digital electronics fundamentals.
- Basic knowledge of VLSI design flow (RTL to GDSII).
- Understanding of scan concepts, AT...
Ready to Apply?
Submit your application today and take the next step in your career journey with UST.
Apply Now