Full-time

Design Verification Engineer

Posted by Tessolve • Greater Bengaluru Area, Greater Bengaluru Area, India

📍 Greater Bengaluru Area, Greater Bengaluru Area 🕒 March 01, 2026

About the Role

### Job Description: ASIC Design Verification Engineer


**Location:** - Bangalore, Chennai, Hyderabad, Noida, Pune, Coimbatore


**Experience Range:** 5 to 15years



**Key Responsibilities:**


  • IP verification Using SV/UVM or SOC Verification using C/SV
  • VIP Integration
  • Interconnect Protocols: .DDR/PCIe/Mipi/USB/Image Sensing/Ethernet/CXL/Dispalyport/UCI/ Power mgmt.
  • SOC Interfaces: GPIO, SPI, I2C, UART (3+)
  • High Speed Serial Interfaces: PCIe Gen 3/4 or USB or MIPI or UPF or DDR
  • Coverage Closure: Code, Functional and Toggle
  • Tools: Synopsys VCS or Cadence Incisive
  • Technical Documentation: Testbench Specification, Test Plan Specification
  • Good exposure to Scripting skills like Perl or Python or Shell or TCL
  • Bachelors in Electronics Enginee...

Ready to Apply?

Submit your application today and take the next step in your career journey with Tessolve.

Apply Now