Full-time

Design Verification Engineer

Posted by ACL Digital • bangalore, karnataka, India

📍 bangalore, karnataka 🕒 February 28, 2026

About the Role

Experience: 4-5 Years

Location: Bangalore/Hyderabad

Education: B.E/B.Tech in ECE/EEE or M.E/M.Tech in VLSI/Electronics


Roles and Responsibilities


  • Verilog, System verilog, UVM
  • VHDL, UVVM
  • Simulator exposure with VCS, Questa, Xcelium
  • Proficient in simulation and HW languages
  • Should be able to interpret various LRMs and comply with semantics and testcase creation.


Share the profiles to .

Ready to Apply?

Submit your application today and take the next step in your career journey with ACL Digital.

Apply Now