Part Time

ASIC Design Engineer

Posted by Chipright • Galway, Galway, Ireland

📍 Galway, Galway 🕒 March 01, 2026

About the Role


Senior Digital Design Engineer We’re looking for a Senior ASIC Digital Design Engineer

Experience required
  • RTL Design with system Verilog
  • Linting checks with spyglass
  • STA
  • Synthesis
  • Experience with formal verification would be a plus
  • Key Qualifications
  • BS/MS degree with a minimum of 8 years of related experience.
  • Proficient in scripting languages (Python, Tcl Perl, unix shell)
  • Familiar with RTL best design practices with SystemVerilog
  • Familiar with implementation and verification front end flows
  • Strong communication skills

  • Ready to Apply?

    Submit your application today and take the next step in your career journey with Chipright.

    Apply Now